Dr J Zhang
9 months ago
GaN P-Channel Heterojunction Field-Effect Transistors for CMOS Circuit Xi’an Jiaotong-Liverpool University in China
Degree Level
PhD
Field of study
Electrical Engineering
Funding
Fully Funded
Deadline
Expired
Country
China
University
Xi’an Jiaotong-Liverpool University
How do Indian students apply for this?
Sign in for free to reveal details, requirements, and source links.
Where to contact
Keywords
Electrical Engineering
Materials Science
Material Characterization
Nanoscience
Silicon Technology
Cmos Technology
Heterostructure Engineering
Technical Engineering
Field-effect Transistor
Physics
About this position
There is a growing need for high-performing p-FET semiconductors as demand for semiconductors is increasing. Although etching is the dominant method to produce p-FET, dry etching can significantly reduce device performance due to interface damage.
Funding details
Fully Funded
Ask ApplyKite AI
Start chatting
Can you summarize this position?
What qualifications are required for this position?
How should I prepare my application?
Professors
How do Indian students apply for this?
Sign in for free to reveal details, requirements, and source links.