Georges Gielen

currently Full Professor

Katholieke Universiteit Leuven

Belgium

Research Interests

Explore related searches

Professors in Belgium

Contact this professor

Get a free first email built on one of their papers, ready for you to edit and send yourself.

Articles (13)

Year:

2024

Year:

2024

Year:

2024

Year:

2023

Year:

2023

Year:

2023

Year:

2023

Year:

2022

Year:

2022

Year:

2022

Year:

2022

Year:

2022

Year:

2022

Collaborators (3)

Sebastian Haesler

BELGIUM

View details

Shiwei Wang

Reader in Integrated Neuro-Electronics

University of Edinburgh School of Engineering

UNITED KINGDOM

View details

Jan Genoe

part-time professor

Katholieke Universiteit Leuven

BELGIUM

View details

ApplyKite TwinLearns as you apply

Make your next move.

Prepare your application

Review drafts before you send them.

Georges Gielen

Research Interests

Explore related searches

Contact this professor

Articles (13)

Analysis and Design of a 10.4-ENOB 0.92–5.38-μW Event-Driven Level-Crossing ADC With Adaptive Clocking for Time-Sparse Edge Applications

Brain Feature Extraction With an Artifact-Tolerant Multiplexed Time-Encoding Neural Frontend for True Real-Time Closed-Loop Neuromodulation

A Fingertip-Mimicking 12×16 200μm-Resolution e-skin Taxel Readout Chip with per-Taxel Spiking Readout and Embedded Receptive Field Processing

Boosting Latent Defect Coverage in Automotive Mixed-Signal ICs Using SVM Classifiers

Modeling Analysis of BTI-Driven Degradation of a Ring Oscillator Designed in a 28-nm CMOS Technology

An Online-Spike-Sorting IC Using Unsupervised Geometry-Aware OSort Clustering for Efficient Embedded Neural-Signal Processing

High-Throughput Nanopore-FET Array Readout IC With 5-MHz Bandwidth and Background Offset/Drift Calibration

A Compact, Low-Power Analog Front-End With Event-Driven Input Biasing for High-Density Neural Recording in 22-nm FDSOI

Actively Multiplexed μECoG Brain Implant System With Incremental-ΔΣ ADCs Employing Bulk-DACs

A 96.9-dB-Resolution 109-μW Second-Order Robust Closed-Loop VCO-Based Sensor Interface for Multiplexed Single-Ended Resistance Readout in 180-nm CMOS

A Co-Simulation Methodology for the Design of Integrated Silicon Spin Qubits With Their Control/Readout Cryo-CMOS Electronics

A Time-Interleaved Extended-Counting Incremental $\Delta \Sigma$ for Low-Noise High-Speed 3D-Stacked CMOS Image Sensors

Methodology for Readout and Ring Oscillator Optimization Toward Energy-Efficient VCO-Based ADCs

Collaborators (3)

Sebastian Haesler

Shiwei Wang

Jan Genoe

Make your next move.