Luis Alberto Aranda

Profesor Ayudante Doctor

Universidad Rey Juan Carlos

Spain

Research Interests

Explore related searches

Professors in Spain

Contact this professor

Get a free first email built on one of their papers, ready for you to edit and send yourself.

About

Dr. Luis Alberto Aranda is a Profesor Ayudante Doctor at Universidad Rey Juan Carlos in Spain. His research focuses on FPGA implementation, reliability analysis of ASIC designs, and fault tolerance methodologies. Recent publications include works on logic neural networks, fault injection emulation, and algorithms for fault detection in image processing. He is dedicated to advancing knowledge in hardware design and reliability in electronic systems.

Articles (13)

Year:

2025

Year:

2022

Year:

2021

Year:

2021

Year:

2020

Year:

2020

Year:

2020

Year:

2020

Year:

2020

Year:

2020

Year:

2020

Year:

2020

Year:

2020

Collaborators (5)

Oscar Ruano

Profesor/Investigador

Universidad Complutense de Madrid

SPAIN

View details

Francisco José García Espinosa

Universidad Rey Juan Carlos

SPAIN

View details

Lucana Santos

NETHERLANDS

View details

Juan Antonio Maestro

Universidad Complutense de Madrid

SPAIN

View details

Roberto Sarmiento

Full Professor

Universidad de Las Palmas de Gran Canaria

SPAIN

View details

ApplyKite TwinLearns as you apply

Make your next move.

Prepare your application

Review drafts before you send them.

Luis Alberto Aranda

Research Interests

Explore related searches

Contact this professor

About

Articles (13)

Logic Neural Networks for Efficient FPGA Implementation

ACME-2: Improving the Extraction of Essential Bits in Xilinx SRAM-Based FPGAs

Fault Injection Emulation for Systems in FPGAs: Tools, Techniques and Methodology, a Tutorial

Reliability Analysis of ASIC Designs With Xilinx SRAM-Based FPGAs

A Methodology to Analyze the Fault Tolerance of Demosaicking Methods against Memory Single Event Functional Interrupts (SEFIs)

Reliability Analysis of the SHyLoC CCSDS123 IP Core for Lossless Hyperspectral Image Compression Using COTS FPGAs

Efficient Majority-Logic Reed-Solomon Decoders for Single Symbol Correction

An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform

Analysis of the Critical Bits of a RISC-V Processor Implemented in an SRAM-Based FPGA for Space Applications

Radiation Hardened Digital Direct Synthesizer With CORDIC for Spaceborne Applications

Towards a Fault-tolerant Star Tracker for Small Satellite Applications

Efficient Majority-Logic Reed-Solomon Decoders for Single Symbol Correction

An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform

Collaborators (5)

Oscar Ruano

Francisco José García Espinosa

Lucana Santos

Juan Antonio Maestro

Roberto Sarmiento

Make your next move.