Yu Cao

Professor

University of Minnesota

United States

Research Interests

Explore related searches

Professors in United States

Contact this professor

Get a free first email built on one of their papers, ready for you to edit and send yourself.

About

Yu Cao is a Professor at the University of Minnesota, USA. His research focuses on areas such as machine learning applications in semiconductor technology, energy-efficient computing, and hardware-software co-optimization for neural networks. Recent publications include work on compact modeling for FinFETs, compute-in-memory architectures, and performance analysis of digital standard cells at cryogenic temperatures.

Articles (13)

Year:

2024

Year:

2024

Year:

2023

Year:

2023

Year:

2023

Year:

2023

Year:

2022

Year:

2022

Year:

2022

Year:

2021

Year:

2020

Year:

2020

Year:

2020

Collaborators (8)

Wei Zhang

Assistant Professor

University of Central Florida

UNITED STATES

View details

Xiaobo Hu

Professor

University of Notre Dame

UNITED STATES

University of North Carolina at Charlotte

UNITED STATES

View details

ApplyKite TwinLearns as you apply

Make your next move.

Prepare your application

Review drafts before you send them.

Yu Cao

Research Interests

Explore related searches

Contact this professor

About

Articles (13)

A 65-nm RRAM Compute-in-Memory Macro for Genome Processing

Graph-Based Compact Model (GCM) for Efficient Transistor Parameter Extraction: A Machine Learning Approach on 12 nm FinFETs

Algorithm-hardware Co-optimization for Energy-efficient Drone Detection on Resource-constrained FPGA

MNSIM 2.0: A Behavior-Level Modeling Tool for Processing-In-Memory Architectures

SpikeSim: An end-to-end Compute-in-Memory Hardware Evaluation Tool for Benchmarking Spiking Neural Networks

Design Exploration of 14 nm FinFET for Energy-Efficient Cryogenic Computing

COIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks

Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks

A Progressive Subnetwork Searching Framework for Dynamic Inference

Power Performance Analysis of Digital Standard Cells for 28 nm Bulk CMOS at Cryogenic Temperature Using BSIM Models

Interconnect-Aware Area and Energy Optimization for In-Memory Acceleration of DNNs

A Latency-Optimized Reconfigurable NoC for In-Memory Acceleration of DNNs

Accurate Inference With Inaccurate RRAM Devices: A Joint Algorithm-Design Solution

Collaborators (8)

Wei Zhang

Xiaobo Hu

Nathaniel C Cady

Vijay Kumar

Deliang Fan

Umit Ogras

Injune Yeo

Li Yang

Make your next move.